foreach_in_collection j_obj [all_macro_cells ] {
set j_bbox [get_attr $j_obj boundary_bbox ]
set j_llx [lindex $j_bbox 0 0 ]
set j_lly [lindex $j_bbox 0 1 ]
set j_rtx [lindex $j_bbox 1 0 ]
set j_rty [lindex $j_bbox 1 1 ]
set j_llx [expr $j_llx - 0.1 ]
set j_lly [expr $j_lly - 0.1 ]
set j_rtx [expr $j_rtx + 0.1 ]
set j_rty [expr $j_rty + 0.1 ]
set j_bbox_large [list [list $j_llx $j_lly ] [list $j_rtx $j_rty ] ]
set j_bbox [get_attr [compute_polygons -objects1 $j_bbox_large -objects2 $j_bbox -operation NOT ] poly_rects ]
remove_vias [get_vias -intersect "$j_bbox" ]
create_routing_blockage -name_prefix RAMVIA -layers {V0 V1 V2 J3 A4 A5 A6 CK U1} -net_types {signal clock} -boundary "$j_bbox"
}
|